Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

Preview PDF HTML

EPLD Fiches technique(PDF) 29 Page - Altera Corporation

No de pièce EPLD
Description  The Altera Classic device family offers a solution to high-speed, lowpower logic integration. Fabricated on advanced CMOS technology
PDF  42 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  ALTERA [Altera Corporation]
Site Internet  http://www.altera.com
Logo ALTERA - Altera Corporation

EPLD Fiches technique(HTML) 29 Page - Altera Corporation

Back Button EPLD Datasheet HTML 25Page - Altera Corporation EPLD Datasheet HTML 26Page - Altera Corporation EPLD Datasheet HTML 27Page - Altera Corporation EPLD Datasheet HTML 28Page - Altera Corporation EPLD Datasheet HTML 29Page - Altera Corporation EPLD Datasheet HTML 30Page - Altera Corporation EPLD Datasheet HTML 31Page - Altera Corporation EPLD Datasheet HTML 32Page - Altera Corporation EPLD Datasheet HTML 33Page - Altera Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 29 / 42 page
background image
Altera Corporation
773
Classic EPLD Family Data Sheet
Notes to tables:
(1)
These values are specified in Table 15 on page 770.
(2)
See Application Note 78 (Understanding MAX 5000 & Classic Timing) in this data book for more information on Classic
timing parameters.
(3)
The non-Turbo adder must be added to this parameter when the Turbo Bit option is off.
(4)
Sample-tested only for an output change of 500 mV.
(5)
The fMAX values represent the highest frequency for pipelined data.
(6)
Measured with a device programmed as a 24-bit counter.
(7)
Sample-tested only. This parameter is a guideline based on extensive device characterization and applies for both
global and array clocking.
Table 20. EP910 Internal Timing Parameters
Symbol
Parameter
Condition
EP910-30
EP910-35
EP910-40
Unit
Min
Max
Min
Max
Min
Max
tIN
Input pad and buffer delay
9.0
10.0
13.0
ns
tIO
I/O input pad and buffer delay
3.0
3.0
3.0
ns
tLAD
Logic array delay
14.0
16.0
17.0
ns
tOD
Output buffer and pad delay
C1 = 35 pF
7.0
9.0
10.0
ns
tZX
Output buffer enable delay
C1 = 35 pF
7.0
9.0
10.0
ns
tXZ
Output buffer disable delay
C1 = 5 pF
7.0
9.0
10.0
ns
tSU
Register setup time
12.0
13.0
15.0
ns
tH
Register hold time
12.0
12.0
12.0
ns
tIC
Array clock delay
17.0
19.0
20.0
ns
tICS
Global clock delay
2.0
2.0
1.0
ns
tFD
Feedback delay
4.0
6.0
8.0
ns
tCLR
Register clear time
17.0
19.0
20.0
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42


Fiches technique Télécharger

Go To PDF Page


Lien URL



ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Lien vers la fiche technique    |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com