| Moteur de recherche de fiches techniques de composants électroniques |
|
MPC8640DEC Fiches technique(PDF) 49 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MPC8640DEC Fiches technique(HTML) 49 Page - Freescale Semiconductor, Inc |
|
49 / 140 page ![]() MPC8640 and MPC8640D Integrated Host Processor Hardware Specifications, Rev. 1 Freescale Semiconductor 49 Local Bus Figure 27. Local Bus Signals (PLL Bypass Mode) NOTE In PLL bypass mode, LCLK[n] is the inverted version of the internal clock with the delay of tLBKHKT. In this mode, signals are launched at the rising edge of the internal clock and are captured at falling edge of the internal clock, with the exception of the LGTA/LUPWAIT signal, which is captured at the rising edge of the internal clock. Output Signals: LA[27:31]/LBCTL/LBCKE/LOE/ LSDA10/LSDWE/LSDRAS/ LSDCAS/LSDDQM[0:3] tLBKLOV2 LCLK[n] Input Signals: LAD[0:31]/LDP[0:3] Output (Data) Signals: LAD[0:31]/LDP[0:3] LALE tLBIXKH1 Input Signal: LGTA Output (Address) Signal: LAD[0:31] tLBIVKH1 tLBIXKL2 tLBIVKL2 tLBKLOX1 tLBKLOZ2 tLBOTOT Internal launch/capture clock tLBKLOX2 tLBKLOV1 tLBKLOV3 tLBKLOZ1 tLBKHKT tLBKLOV4 LUPWAIT |
|
Lien URL |
| ALLDATASHEET vous a-t-il été utile ? [ DONATE ] |
À propos de Alldatasheet | Publicité | Contactez-nous | Politique de confidentialité | Lien vers la fiche technique | Echange de liens | Fabricants All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |