TSC2008RGVR datasheet(6/37 Pages) TI

6 / 37 page

TIMING INFORMATION

BIT0

DIS(CSR-SDOZ)

H(SDI-SCLKR)

NOTE: CPOL=0,CPHA=0,Byte0cyclerequires24SCLKs,andByte1cyclerequires8SCLKs.

H(SCLKF-SDOVALID)

SU(SDI-SCLKR)

D(CSF-SDOVALID)

SU(SCLKF-CSR)

WH(CS)

C(SCLK)

SU(CSF-SCLK1R)

WL(SCLK)

WH(SCLK)

BIT1

MSBIN

MSBOUT

CS SS

(

)

SCLK

SDO(MISO)

SDI(MOSI)

BIT0

BIT1

SCLK

PENIRQ/BUSY

(TSC2008)

D(SCLKR-PENIRQF)

SU(PENIRQR-SCLKR)

D(SCLKF-PENIRQF)

TSC2008

SBAS406A – JUNE 2008 – REVISED DECEMBER 2008 .................................................................................................................................................. www.ti.com

The TSC2008 supports SPI programming in mode CPOL = 0 and CPHA = 0. The falling edge of SCLK is used to

change the output (MISO) data, and the rising edge is used to latch the input (MOSI) data. Eight SCLKs are

required to complete the command byte cycle, and an additional eight or 16 SCLKs are required for the data to

be read, depending on the mode used.

Figure 1. Detailed I/O Timing

Figure 2. PENIRQ Timing

Submit Documentation Feedback

Product Folder Link(s): TSC2008

TSC2008RGVR Fiches technique(PDF) 6 Page - Texas Instruments

TSC2008RGVR Fiches technique(HTML) 6 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37

Fiches technique Télécharger

Lien URL