SH7243 datasheet(39/1726 Pages) RENESAS

39 / 1726 page

Section 1 Overview

Rev. 1.00 Jun. 26, 2008 Page 9 of 1692

REJ09B0393-0100

1.2

Block Diagram

SH-2A

CPU core

On-chip RAM

On-chip ROM

User break

controller (UBC)

Bus state

controller

(BSC)

Peripheral

bus controller

Direct memory

access controller

(DMAC)

Pin function

controller

(PFC)

I/O

ports

Clock pulse

generator

(CPG)

Interrupt

controller

(INTC)

Multi-function

timer pulse

unit 2S

(MTU2S)

Multi-function

timer pulse

unit 2

(MTU2)

Port output

enable 2

(POE2)

Compare

match

timer

(CMT)

Internal bus (B clock)

Peripheral bus (P clock)

Watchdog

timer

(WDT)

Serial

communication

interface

(SCI)

Synchronous

serial

communication

interface

(SSU)

Serial

communication

interface

with FIFO

(SCIF)

I2C bus

interface 3

(IIC3)

12-bit A/D

converter

(ADC)

Power-down

mode

control

User debugging

interface

(H-UDI)

CPU instruction fetch bus (F bus)

CPU bus

(C bus)

(I clock)

CPU memory access bus (M bus)

Data transfer

controller

(DTC)

Controller

area network

(RCAN-ET)

D/A

converter

(DAC)

Universal

serial bus

(USB) *1

Notes:

Only in SH7286 and SH7285

Only in SH7286

Figure 1.1 Block Diagram

SH7243 Fiches technique(PDF) 39 Page - Renesas Technology Corp

SH7243 Fiches technique(HTML) 39 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Fiches technique Télécharger

Lien URL