H8SXSLASH1663R datasheet(393/1504 Pages) RENESAS

No de pièce	H8SX/1663R

Description	Renesas 32-Bit CISC Microcomputer H8SX Family / H8SX/1600 Series

PDF	1504 Pages

Scroll/Zoom	100%

Fabricant	RENESAS [Renesas Technology Corp]

Site Internet	http://www.renesas.com

Logo

393 / 1504 page

Section 9 Bus Controller (BSC)

Rev. 2.00 Sep. 24, 2008 Page 361 of 1468

REJ09B0412-0200

• When SCKCR is written to set the clock frequencies

If an external bus release request, external access, and a refresh request occur simultaneously, the

order of priority is as follows:

Refresh > EXDMAC > External bus release > External access by CPU, DTC, and

DMAC

9.13.2

Pin States in External Bus Released State

Table 9.32 shows pin states in the external bus released state.

Table 9.32

Pin States in Bus Released State

Pins

Pin State

A23 to A0

High impedance

D15 to D0

High impedance

CSn (n = 7 to 0)

High impedance

RD/

High impedance

LUCAS, LLCAS

High impedance

RAS

High impedance

CAS

High impedance

DQMLU, DQMLL

High impedance

CKE

High impedance

LUB, LLB

High impedance

LHWR, LLWR

High impedance

DACKn (n = 3 to 0)

High

EDACKn (n = 3 to 0)

High

H8SX/1663R Fiches technique(PDF) 393 Page - Renesas Technology Corp

H8SX/1663R Fiches technique(HTML) 393 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Fiches technique Télécharger

Lien URL