7516 datasheet(71/90 Pages) RENESAS

71 / 90 page

Rev.1.01

Jul 01, 2003

page 71 of 89

7516 Group

qStatus Register (SRD)

The status register indicates operating status of the flash memory

and status such as whether an erase operation or a program

ended successfully or in error. It can be read by writing the read

status register command (7016). Also, the status register is

cleared by writing the clear status register command (5016).

Table 18 lists the definition of each status register bit. After releas-

ing the reset, the status register becomes “8016”.

•Sequencer status (SR7)

The sequencer status indicates the operating status of the flash

memory.

After power-on and recover from deep power down mode, the se-

quencer status is set to “1” (ready).

This status bit is set to “0” (busy) during write or erase operation

and is set to “1” upon completion of these operations.

•Erase status (SR5)

The erase status indicates the operating status of erase operation.

If an erase error occurs, it is set to “1”. When the erase status is

cleared, it is set to “0”.

•Program status (SR4)

The program status indicates the operating status of write opera-

tion. If a program error occurs, it is set to “1”. When the program

status is cleared, it is set to “0”.

SRD0 bits

SR7 (bit7)

SR6 (bit6)

SR5 (bit5)

SR4 (bit4)

SR3 (bit3)

SR2 (bit2)

SR1 (bit1)

SR0 (bit0)

Definition

“1”“0”

Table 18 Definition of each bit of status register (SRD)

Status name

Sequencer status

Reserved

Erase status

Program status

Reserved

Ready

Terminated in error

Busy

Terminated normally

7516 Fiches technique(PDF) 71 Page - Renesas Technology Corp

7516 Fiches technique(HTML) 71 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90

Fiches technique Télécharger

Lien URL