ST6253C datasheet(22/84 Pages) STMICROELECTRONICS

No de pièce	ST6253C

Description	8-BIT OTP/EPROM MCUs WITH A/D CONVERTER, SAFE RESET, AUTO-RELOAD TIMER, EEPROM AND SPI

PDF	84 Pages

Scroll/Zoom	100%

Fabricant	STMICROELECTRONICS [STMicroelectronics]

Site Internet	http://www.st.com

Logo

22 / 84 page

22/84

ST62T53C/T60C/T63C ST62E60C

CLOCK SYSTEM (Cont’d)

Figure 12. Clock Circuit Block Diagram

Figure 13. Maximum Operating Frequency (fMAX) versus Supply Voltage (VDD)

Notes:

1. In this area, operation is guaranteed at the

quartz crystal frequency.

2. When the OSG is disabled, operation in this

area is guaranteed at the crystal frequency. When

the OSG is enabled, operation in this area is guar-

anteed at a frequency of at least fOSG Min.

3. When the OSG is disabled, operation in this

area is guaranteed at the quartz crystal frequency.

When the OSG is enabled, access to this area is

prevented. The internal frequency is kept a fOSG.

4. When the OSG is disabled, operation in this

area is not guaranteed

When the OSG is enabled, access to this area is

prevented. The internal frequency is kept at fOSG.

MAIN

OSCILLATOR

OSG

LFAO

Core

: 13

: 12

: 1

TIMER 1

Watchdog

POR

fINT

Main Oscillator off

OSCILLATOR

DIVIDER

RS0,RS1

2.5

3.644.5

55.5

Maximum FREQUENCY (MHz)

SUPPLY VOLTAGE (VDD)

fOSG

fOSG Min (at 85°C)

VR01807J

fOSG Min (at 125°C)

ST6253C Fiches technique(PDF) 22 Page - STMicroelectronics

ST6253C Fiches technique(HTML) 22 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84

Fiches technique Télécharger

Lien URL