Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

LFXP Fiches technique(PDF) 21 Page - Lattice Semiconductor

No de pièce LFXP
Description  LatticeXP Family Data Sheet
PDF  130 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  LATTICE [Lattice Semiconductor]
Site Internet  http://www.latticesemi.com
Logo LATTICE - Lattice Semiconductor

LFXP Fiches technique(HTML) 21 Page - Lattice Semiconductor

Back Button LFXP Datasheet HTML 17Page - Lattice Semiconductor LFXP Datasheet HTML 18Page - Lattice Semiconductor LFXP Datasheet HTML 19Page - Lattice Semiconductor LFXP Datasheet HTML 20Page - Lattice Semiconductor LFXP Datasheet HTML 21Page - Lattice Semiconductor LFXP Datasheet HTML 22Page - Lattice Semiconductor LFXP Datasheet HTML 23Page - Lattice Semiconductor LFXP Datasheet HTML 24Page - Lattice Semiconductor LFXP Datasheet HTML 25Page - Lattice Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 130 page
background image
2-18
Architecture
Lattice Semiconductor
LatticeXP Family Data Sheet
Figure 2-21. Input Register DDR Waveforms
Figure 2-22. INDDRXB Primitive
Output Register Block
The output register block provides the ability to register signals from the core of the device before they are passed
to the sysIO buffers. The block contains a register for SDR operation that is combined with an additional latch for
DDR operation. Figure 2-23 shows the diagram of the Output Register Block.
In SDR mode, ONEG0 feeds one of the flip-flops that then feeds the output. The flip-flop can be configured as a D-
type or as a latch. In DDR mode, ONEG0 is fed into one register on the positive edge of the clock and OPOS0 is
latched. A multiplexer running off the same clock selects the correct register for feeding to the output (D0).
Figure 2-24 shows the design tool DDR primitives. The SDR output register has reset and clock enable available.
The additional register for DDR operation does not have reset or clock enable available.
AB
C
D
E
F
BD
DI
(In DDR Mode)
D0
D2
DQS
A
C
DQS
Delayed
IDDRXB
LSR
QA
D
ECLK
QB
DDRCLKPOL
SCLK
CE



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Fiches technique Télécharger

Go To PDF Page


Lien URL



ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Lien vers la fiche technique    |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com