| Moteur de recherche de fiches techniques de composants électroniques |
|
M48T08 Fiches technique(PDF) 9 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
M48T08 Fiches technique(HTML) 9 Page - STMicroelectronics |
|
9 / 30 page ![]() M48T08, M48T08Y, M48T18 Operation modes 9/30 data will be available after the latter of the Chip Enable Access times (tE1LQV or tE2HQV) or Output Enable Access time (tGLQV). The state of the eight three-state Data I/O signals is controlled by E1, E2 and G. If the outputs are activated before tAVQV, the data lines will be driven to an indeterminate state until tAVQV. If the address inputs are changed while E1, E2 and G remain active, output data will remain valid for Output Data Hold time (tAXQX) but will go indeterminate until the next address access. Figure 5. Read mode AC waveforms Note: WRITE Enable (W) = High. AI00962 tAVAV tAVQV tAXQX tE1LQV tE1LQX tE1HQZ tGLQV tGLQX tGHQZ VALID A0-A12 E1 G DQ0-DQ7 tE2HQV tE2HQX VALID tE2LQZ E2 |
|
Lien URL |
| ALLDATASHEET vous a-t-il été utile ? [ DONATE ] |
À propos de Alldatasheet | Publicité | Contactez-nous | Politique de confidentialité | Lien vers la fiche technique | Echange de liens | Fabricants All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |