L6591 datasheet(14/32 Pages) STMICROELECTRONICS

14 / 32 page

Application information

L6591

14/32

Figure 6.

Timing diagram: normal power-up and power-down sequences

At converter power-down the system will lose regulation as soon as the input voltage is so

low that either peak current or maximum duty cycle limitation is tripped. Vcc will then drop

and stop IC’s activity as it falls below the UVLO threshold (10.5 V typ.). The Vcc_OK signal

is de-asserted as the Vcc voltage goes below a threshold Vccrest located at about 5 V. The

HV generator can now restart but, if Vin < Vinstart, as shown in Figure 6, HV_EN is de-

asserted too and the HV generator is disabled. This prevents converter’s restart attempts

and ensures monotonic output voltage decay at power-down.

The low restart threshold Vccrest ensures that, during short circuits, the restart attempts of

the L6591 will have a very low repetition rate, as shown in the timing diagram of Figure 7,

and that the converter will work safely with extremely low power throughput.

The restart threshold of the HV generator is changed when any latched disable function of

the IC is invoked to ensure a real latch-off. For more details see

“Latched shutdown” section.

Vcc

HVG, LVG

HV_EN

Vccon

Vcc

off

Vcc

restart

Vin

VHstart

Icharge

0.75 mA

Vcc_OK

Power-on

Power-off

Normal

operation

regulation is lost here

PFC_STOP

L6591 Fiches technique(PDF) 14 Page - STMicroelectronics