Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

EVAL-ADF4007EBZ1 Fiches technique(PDF) 13 Page - Analog Devices

No de pièce EVAL-ADF4007EBZ1
Description  High Frequency Divider/PLL Synthesizer
PDF  17 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  AD [Analog Devices]
Site Internet  http://www.analog.com
Logo AD - Analog Devices

EVAL-ADF4007EBZ1 Fiches technique(HTML) 13 Page - Analog Devices

Back Button EVAL-ADF4007EBZ1 Datasheet HTML 9Page - Analog Devices EVAL-ADF4007EBZ1 Datasheet HTML 10Page - Analog Devices EVAL-ADF4007EBZ1 Datasheet HTML 11Page - Analog Devices EVAL-ADF4007EBZ1 Datasheet HTML 12Page - Analog Devices EVAL-ADF4007EBZ1 Datasheet HTML 13Page - Analog Devices EVAL-ADF4007EBZ1 Datasheet HTML 14Page - Analog Devices EVAL-ADF4007EBZ1 Datasheet HTML 15Page - Analog Devices EVAL-ADF4007EBZ1 Datasheet HTML 16Page - Analog Devices EVAL-ADF4007EBZ1 Datasheet HTML 17Page - Analog Devices  
Zoom Inzoom in Zoom Outzoom out
 13 / 17 page
background image
ADF4007
Data Sheet
Rev. B | Page 12 of 16
USING THE ADF4007 AS A DIVIDER
In addition to its use as a standard PLL synthesizer, the ADF4007
can also be used as a high frequency counter/divider with a value
of 8, 16, 32, or 64.This can prove useful in a wide variety of
applications where a higher frequency signal is readily available.
Figure 14 shows the ADF4007 used in this manner with the
ADF4360-7.
This part is an integrated synthesizer and VCO, in this case
operating over a range of 1200 MHz to 1500 MHz. With divide-
by-8 chosen in the ADF4007 (N2 = 0, N1 = 0), the output range
is 150 MHz to 187.50 MHz.
ADF4360-7
ADF4007
470pF
6.8nF
6.2k
Ω
13k
Ω
220pF
CLK
DATA
LE
4.7k
Ω
RSET
CP
VTUNE
17
18
RFOUTA
1nF
CC
CPGND
AGND
DGND
AVDD
DVDD
VVCO
CN
10mF
VVCO
CE
REFIN
FREFIN
1nF
MUXOUT
LOCK
DETECT
RFINB
VP
AVDD
100pF
100pF
VVCO
CMOS OUTPUT
51
Ω
19
12
13
1
3
10
8
11
22
15
5
4
7
24
20
23
2
21
6
14
16
9
L2
51
Ω
2.2nH
MUXOUT
REFIN
PHASE
FREQUENCY
DETECTOR
MUX
CHARGE
PUMP
CP
R COUNTER
÷ 2
RSET
N COUNTER
÷ 8, ÷ 16
÷ 32, ÷ 64
N1
N2
CPGND GND
M2
M1
4.7k
Ω
VDD
RFOUTB
2.2nH
L1
1nF
VDD
RFINA
51
Ω
DVDD
Figure 14. Using the ADF4007 to Divide-Down the Output of the ADF4360-7



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17


Fiches technique Télécharger

Go To PDF Page


Lien URL



ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Lien vers la fiche technique    |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com