LRI2K_08 datasheet(18/89 Pages) STMICROELECTRONICS

No de pièce	LRI2K

Description	2048-bit EEPROM tag IC at 13.56 MHz, with 64-bit UID and kill code, ISO 15693 and ISO 18000-3 Mode 1 compliant

PDF	89 Pages

Scroll/Zoom	100%

Fabricant	STMICROELECTRONICS [STMicroelectronics]

Site Internet	http://www.st.com

Logo

18 / 89 page

Data rate and data coding

LRI2K

18/89

3.3

VCD to LRI2K frames

Frames are delimited by a start of frame (SOF) and an end of frame (EOF). They are

implemented using code violation. Unused options are reserved for future use.

The LRI2K is ready to receive a new command frame from the VCD 311.5 µs (t2) after

sending a response frame to the VCD.

The LRI2K takes a Power-On time of 0.1 ms after being activated by the powering field.

After this delay, the LRI2K is ready to receive a command frame from the VCD.

3.4

Start of frame (SOF)

The SOF defines the data coding mode the VCD is to use for the following command frame.

The SOF sequence described in Figure 9 selects the 1 out of 256 data coding mode.

The SOF sequence described in Figure 10 selects the 1 out of 4 data coding mode.

The EOF sequence for either coding mode is described in Figure 11.

Figure 9.

SOF to select 1 out of 256 data coding mode

Figure 10.

SOF to select 1 out of 4 data coding mode

Figure 11.

EOF for either data coding mode

AI06661

37.76 µs

9.44 µs

37.76 µs

AI06660

37.76 µs

9.44 µs

37.76 µs

9.44 µs

AI06662

9.44 µs

37.76 µs

9.44 µs

LRI2K Fiches technique(PDF) 18 Page - STMicroelectronics