Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

AS3953A-BDFM Fiches technique(PDF) 32 Page - ams-OSRAM AG

No de pièce AS3953A-BDFM
Description  14443 High Speed Passive Tag Interface
PDF  71 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  AMSOSRAM [ams-OSRAM AG]
Site Internet  https://ams-osram.com/
Logo AMSOSRAM - ams-OSRAM AG

AS3953A-BDFM Fiches technique(HTML) 32 Page - ams-OSRAM AG

Back Button AS3953A-BDFM Datasheet HTML 28Page - ams-OSRAM AG AS3953A-BDFM Datasheet HTML 29Page - ams-OSRAM AG AS3953A-BDFM Datasheet HTML 30Page - ams-OSRAM AG AS3953A-BDFM Datasheet HTML 31Page - ams-OSRAM AG AS3953A-BDFM Datasheet HTML 32Page - ams-OSRAM AG AS3953A-BDFM Datasheet HTML 33Page - ams-OSRAM AG AS3953A-BDFM Datasheet HTML 34Page - ams-OSRAM AG AS3953A-BDFM Datasheet HTML 35Page - ams-OSRAM AG AS3953A-BDFM Datasheet HTML 36Page - ams-OSRAM AG Next Button
Zoom Inzoom in Zoom Outzoom out
 32 / 71 page
background image
ams Datasheet
Page 31
[v1-05] 2019-Feb-15
Document Feedback
AS3953A − Detailed Description
Figure 37:
Configuration Word (Bits 14 to 0)
Note(s):
1. Configuration bits b31 to b15 define AS3953A response to SAK and ATS command in ISO 14443A Protocol mode, while bits b14 to
b0 actually change performance.
2. Applicable in ISO 14443A Level-3 and Level-4 Protocol modes.
3. Applicable in ISO 14443A Level-3 Protocol mode and Framing mode, in Protocol mode applicable for frames which are put in FIFO.
4. Configuration bits fdel<1:0> are used to adjust frame delay time PCD-to-PICC. Delays caused by reader and tag resonant tanks and
AFE processing are compensated by PICC logic.Figure below defines PCD-to-PICC frame delay compensation using fdel bits.
Configuration
Bit
Name
Default
Function
b14
irq_pu
0
1: Send a power-up IRQ (after power-up initialization is
finished)
b13
irq_l4
0
1: Send an IRQ at entry in ACTIVE(*) state (after sending
SAK on Cascade Level 2) (2)
b12
mod_1
0
00: ISO 14443A Level-4 Protocol mode
01: ISO 14443A Level-3 Protocol mode
10: Framing mode
11: Transparent mode
b11
mod_0
0
b10
rxncrc
0
1: Rx – CRC is not checked, CRC part of message is also
put in FIFO(3)
b9
rxbs
0
1: Rx – Bit stream mode, received bits are put in FIFO (no
parity and CRC check) (3)
b8
txncrc
0
1: Tx – Do not generate CRC (3)
b7
txbs
0
1: Tx – Bit stream mode, bits put in FIFO are sent without
parity and CRC generation (3)
b6
fdel<1>
0
PCD-to-PICC delay adjustment (4)
b5
fdel<0>
0
b4
vreg<1>
0
00: 1.8V
10: 2.7V
01: 2.0V
11: 3.3V
External Regulated voltage (VP_
REG) setting
b3
vreg<0>
0
b2
rreg<1>
0
00: disabled
10: 50
Ω
01: 100
Ω
11: 25
Ω
External Regulator enable and
output resistance setting
b1
rreg<0>
0
b0
dr8
0
Reserved for internal use



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71


Fiches technique Télécharger

Go To PDF Page


Lien URL



ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Lien vers la fiche technique    |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com