RA4L1 datasheet(98/125 Pages) RENESAS

98 / 125 page

Table 2.64

Power-on reset circuit and voltage detection circuit characteristics (2) (2 of 2)

Parameter

Symbol

Min

Typ

Max

Unit

Test Conditions

Hysteresis width (LVD0, LVD1 and LVD2)

VLVH

—

LVD0 selected

—

Vdet1_0 to Vdet1_5 selected

—

Vdet1_6 to Vdet1_7 selected

—

Vdet1_8 to Vdet1_B selected

—

LVD2 selected

Note 1. When OFS1.LVDAS = 0.

Note 2. When OFS1.LVDAS = 1.

Note 3. The minimum VCC down time indicates the time when VCC is below the minimum value of voltage detection levels VPOR, Vdet0,

Vdet1, and Vdet2 for the POR/LVD.

Internal reset signal

(active-low)

VCC

tVOFF

tPOR

tdet

VPOR

tdet

1.0 V

Figure 2.65

Voltage detection reset timing

Internal reset signal

(active-low)

VCC

tPOR

VPOR

1.0 V

tw(POR)

tdet

Note 1. tw(POR) is the time required for a power-on reset to be enabled while the external power VCC is being held below the

valid voltage (1.0 V).

When VCC turns on, maintain tw(POR) for 1.0 ms or more.

Figure 2.66

Power-on reset timing

RA4L1 Datasheet

2. Electrical Characteristics

R01DS0447EJ0131 Rev.1.31

May 26, 2026

Page 98 of 125

RA4L1 Fiches technique(PDF) 98 Page - Renesas Technology Corp

RA4L1 Fiches technique(HTML) 98 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Fiches technique Télécharger

Lien URL