M48Z09 datasheet(3/13 Pages) STMICROELECTRONICS

3 / 13 page

AI01398

OUT

CL = 100pF or 30pF

CL includes JIG capacitance

1.8k

Ω

DEVICE

UNDER

TEST

Ω

Figure 4. AC Testing Load Circuit

Input Rise and Fall Times

≤ 5ns

Input Pulse Voltages

0 to 3V

Input and Output Timing Ref. Voltages

1.5V

AC MEASUREMENT CONDITIONS

Note that Output Hi-Z is defined as the point where data

is no longer driven.

AI01397

LITHIUM

CELL

VPFD

VCC

VSS

VOLTAGE SENSE

AND

SWITCHING

CIRCUITRY

8K x 8

SRAM ARRAY

A0-A12

DQ0-DQ7

POWER

INT

Figure 3. Block Diagram

READ MODE

The M48Z09,19 is in the Read Mode whenever W

(Write Enable) is high, E1 (Chip Enable 1) is low,

and E2 (Chip Enable 2) is high. The device archi-

tecture allows ripple- through access of data from

eight of 65,536 locations in the static storage array.

Thus, the unique address specified by the 13 Ad-

dress Inputs defines which one of the 8,192 bytes

of data is to be accessed. Valid data will be avail-

able at the Data I/O pins within tAVQV (Address

Access Time) after the last address input signal is

stable, providing that the E1, E2, and G access

times are also satisfied. If the E1, E2 and G access

times are not met, valid data will be available after

the latter of the Chip Enable Access Times (tE1LQV

or tE2HQV) or Output Enable Access Time (tGLQV).

The state of the eight three-state Data I/O signals

is controlled by E1, E2 and G. If the outputs are

activated before tAVQV, the data lines will be driven

to an indeterminate state until tAVQV. If the Address

Inputs are changed while E1, E2 and G remain

active, output data will remain valid for tAXQX (Out-

put Data Hold Time) but will go indeterminate until

the next Address Access.

3/13

M48Z09, M48Z19

M48Z09 Fiches technique(PDF) 3 Page - STMicroelectronics

M48Z09 Fiches technique(HTML) 3 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13

Fiches technique Télécharger

Lien URL