19 of 26
RF2722
Proposed
Rev A4 DS050919
7628 Thorndike Road, Greensboro, NC 27409-9421 · For sales or technical
support, contact RFMD at (+1) 336-678-5570 or sales-support@rfmd.com.
In TX mode the RF2722 can also switch to an alternate set of GPO settings defined by TRTXA at the rising edge of TX_EN pin
when TRTX_EN is programmed high. This functionality is used to redirect the T/R switch to RX mode during the synthesizer lock
time so that the PA output due to feed-through from the VCO will not violate the ETSI time-mask specification.
RX Mode
When RXEN rises, DC_TIME2 starts in the RF2722 and the part switches to the alternate GPO settings defined in TRDC. Once
the timer expires then the settings of the GPO's revert back to the originally programmed GPO SDI fields.
TX Mode
When TXEN rises, the RF2722 GPOs switch to the alternate GPO settings defined in TRTXA. When TXEN falls, the RF2722 GPO
settings revert back to the originally programmed GPO SDI fields.
Device Control and Programming
The Polaris RF2722 VLIF/DCR IC provides a serial interface for programming the control settings. The interface consists of
eight registers that are accessed individually via a six-bit address word. (Two registers are unused at this time and are included
for future expansion.) The register map is shown below. Each register plus the six address bits requires an 18-bit transfer
(except register CF, which has 18 bits and so requires a 24-bit transfer). Additional 'padding' bits can be added between the
address bits and the data bits, if longer transfer lengths are needed. Since the RF2722 will be most likely used with the
RF6001/3 then it is expected that six such padding bits will be used in each transfer to bring the total number of bits up to 24.
This will then match the programming width of the RF6001/3.
Address
Register
Description
100000
CRX1
AGC, standby modes, LO phase cal
100001
CRX2
DCOC and GPO
100010
CRX3
DCOC
100011
CRX4
DCOC
100100
CRX5
LNA, VCO, mixer current settings, Gain cal
100101
CF
Gain settings for the polyphase filters and LNA’s.
100110
Reserved
Reserved for future use.
100111
Reserved
Reserved for future use.
011111
Reset
Writing this address resets all SDI bits to their default states.
RXEN
DC_TIME2
TRDC
GPO1,2
GPO
TRTXA
GPO1,2
GPO
TX_EN
GPO1,2
French ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
