| Moteur de recherche de fiches techniques de composants électroniques |
|
M24M01-HRMN6TP Fiches technique(PDF) 11 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
M24M01-HRMN6TP Fiches technique(HTML) 11 Page - STMicroelectronics |
|
11 / 30 page ![]() M24M01-R Signal description 11/30 Figure 6. I2C bus protocol Table 2. Device select code Device type identifier(1) 1. The most significant bit, b7, is sent first. Chip Enable address(2) 2. E1 and E2 are compared against the respective external pins on the memory device. A16 RW b7 b6 b5 b4 b3 b2 b1 b0 Device select code 1 0 1 0 E2 E1 A16 RW Table 3. Most significant address byte b15 b14 b13 b12 b11 b10 b9 b8 Table 4. Least significant address byte b7 b6 b5 b4 b3 b2 b1 b0 SCL SDA SCL SDA SDA START Condition SDA Input SDA Change AI00792B STOP Condition 1 23 7 89 MSB ACK START Condition SCL 1 23 7 89 MSB ACK STOP Condition |
|
Lien URL |
| ALLDATASHEET vous a-t-il été utile ? [ DONATE ] |
À propos de Alldatasheet | Publicité | Contactez-nous | Politique de confidentialité | Lien vers la fiche technique | Echange de liens | Fabricants All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |