| Moteur de recherche de fiches techniques de composants électroniques |
|
LP5562TMX/NOPB Fiches technique(PDF) 36 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
LP5562TMX/NOPB Fiches technique(HTML) 36 Page - Texas Instruments |
|
36 / 52 page ![]() 36 LP5562 SNVS820B – APRIL 2013 – REVISED DECEMBER 2016 www.ti.com Product Folder Links: LP5562 Submit Documentation Feedback Copyright © 2013–2016, Texas Instruments Incorporated 7.6.10 Engine 1 Program Counter Value Register (Engine 1 PC) (address = 09h) [reset = 00h] PC registers are synchronized to a 32-kHz clock. Delay between consecutive I2C writes to PC registers needs to be longer than 153 μs (typical). PC register can be read or written only when EXEC mode is hold. Figure 35. Engine 1 PC Value Register 7 6 5 4 3 2 1 0 ENG1_PC[3:0] R/W LEGEND: R/W = Read/Write; R = Read only; -n = value after reset Table 36. Engine 1 PC Register Field Descriptions Bit Field Type Reset Description 3:0 ENG1_PC R/W Engine 1 program counter value 7.6.11 Engine 2 Program Counter Value Register (Engine 2 PC) (address = 0Ah) [reset = 00h] PC registers are synchronized to 32-kHz clock. Delay between consecutive I2C writes to PC registers needs to be longer than 153 μs (typical). PC register can be read or written only when EXEC mode is hold. Figure 36. Engine 2 PC Value Register 7 6 5 4 3 2 1 0 ENG2_PC[3:0] R/W LEGEND: R/W = Read/Write; R = Read only; -n = value after reset Table 37. Engine 2 PC Register Field Descriptions Bit Field Type Reset Description 3:0 ENG2_PC R/W Engine 2 program counter value 7.6.12 Engine 3 Program Counter Value Register (Engine 3 PC) (address = 0Ah) [reset = 00h] PC registers are synchronized to 32 kHz clock. Delay between consecutive I2C writes to PC registers needs to be longer than 153 μs (typ.). PC register can be read or written only when EXEC mode is hold. Figure 37. Engine 3 PC Value Register 7 6 5 4 3 2 1 0 ENG3_PC[3:0] R/W LEGEND: R/W = Read/Write; R = Read only; -n = value after reset Table 38. Engine 3 PC Register Field Descriptions Bit Field Type Reset Description 3:0 ENG3_PC R/W Engine 3 program counter value |
|
Lien URL |
| ALLDATASHEET vous a-t-il été utile ? [ DONATE ] |
À propos de Alldatasheet | Publicité | Contactez-nous | Politique de confidentialité | Lien vers la fiche technique | Echange de liens | Fabricants All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |