LAN9252ISLASHML datasheet(28/329 Pages) MICROCHIP

28 / 329 page

LAN9252

DS00001909A-page 28

 2015 Microchip Technology Inc.

Note 11:

Refer to Section 4.0, "Power Connections," on page 29, the device reference schematic, and the device

LANCheck schematic checklist for additional connection information.

TABLE 3-14:

JTAG PIN DESCRIPTIONS

Num

Pins

Name

Symbol

Buffer

Type

Description

JTAG Test

Mux Select

TMS

VIS

JTAG test mode select

JTAG Test

Clock

TCK

VIS

JTAG test clock

JTAG Test

Data Input

TDI

VIS

JTAG data input

JTAG Test

Data Output

TDO

VO12

JTAG data output

TABLE 3-15:

CORE AND I/O POWER PIN DESCRIPTIONS

Num

Pins

Name

Symbol

Buffer

Type

Description

Regulator

+3.3 V Power

Supply

VDD33

+3.3 V power supply for internal regulators. See

Note 11.

Note:

+3.3 V must be supplied to this pin even

if the internal regulators are disabled.

+1.8 V to +3.3 V

Variable I/O

Power

VDDIO

+1.8 V to +3.3 V variable I/O power. See Note 11.

+1.2 V Digital

Core Power

Supply

VDDCR

Supplied by the on-chip regulator unless configured

for regulator off mode via REG_EN.

1 µF and 470 pF decoupling capacitors in parallel to

ground should be used on pin 6. See Note 11.

pad

Ground

VSS

Common ground. This exposed pad must be con-

nected to the ground plane with a via array.

LAN9252I/ML Fiches technique(PDF) 28 Page - Microchip Technology

LAN9252I/ML Fiches technique(HTML) 28 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Fiches technique Télécharger

Lien URL