Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

CDCS502PWR Fiches technique(PDF) 4 Page - Texas Instruments

No de pièce CDCS502PWR
Description  Crystal Oscillator / Clock Generator with optional SSC
PDF  14 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  TI2 [Texas Instruments]
Site Internet  https://www.ti.com
Logo TI2 - Texas Instruments

CDCS502PWR Fiches technique(HTML) 4 Page - Texas Instruments

  CDCS502PWR Datasheet HTML 1Page - Texas Instruments CDCS502PWR Datasheet HTML 2Page - Texas Instruments CDCS502PWR Datasheet HTML 3Page - Texas Instruments CDCS502PWR Datasheet HTML 4Page - Texas Instruments CDCS502PWR Datasheet HTML 5Page - Texas Instruments CDCS502PWR Datasheet HTML 6Page - Texas Instruments CDCS502PWR Datasheet HTML 7Page - Texas Instruments CDCS502PWR Datasheet HTML 8Page - Texas Instruments CDCS502PWR Datasheet HTML 9Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 14 page
background image
DEVICE CHARACTERISTICS
0
10
20
30
40
5
10
15
20
25
30
35
f -InputFrequency-MHz
i
x1Mode
x4Mode
CDCS502
SCAS868 – DECEMBER 2008........................................................................................................................................................................................... www.ti.com
over operating free-air temperature range (unless otherwise noted)
PARAMET
CONDITIONS
MIN
TYP
MAX
UNIT
ER
fout = 20 MHz; FS = 0, no SSC
8
IDD
Device supply current
fout = 20 MHz; FS = 0, SSC = 2%
18
mA
fout = 70 MHz; FS = 1, SSC = 2%
22
FS = 0
8
32
MHz
fOUT
Output frequency
FS = 1
32
108
MHz
IIH
LVCMOS input current
VI = VDD; VDD = 3.6 V
10
µA
IIL
LVCMOS input current
VI = 0 V; VDD = 3.6 V
–10
µA
IOH = –0.1 mA
2.9
LVCMOS high-level output
VOH
IOH = - 8 mA
2.4
V
voltage
IOH = –12 mA
2.2
IOL = 0.1 mA
0.1
LVCMOS low-level output
VOL
IOL = 8 mA
0.5
V
voltage
IOL = 12 mA
0.8
tjit(CC)
Cycle to cycle jitter
fout = 108 MHz; FS = 1, SSC = 1%,
100
ps
10000 Cycles
tr/tf
Rise and fall time
20%–80%
0.75
ns
Odc
Output duty cycle
PLL active
45%
55%
fMOD
Modulation frequency
30
kHz
Figure 1. IDD vs Input Frequency, VCC = 3.3V, SSC = 2%
4
Submit Documentation Feedback
Copyright © 2008, Texas Instruments Incorporated
Product Folder Link(s): CDCS502



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14


Fiches technique Télécharger

Go To PDF Page


Lien URL



ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Lien vers la fiche technique    |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com