AX88796BLF datasheet(29/82 Pages) ASIX

29 / 82 page

ASIX ELECTRONICS CORPORATION

AX88796BLF / AX88796BLI

4.8.1 Power Management Event Indicators

The external PME signal can be setup as Push-Pull driver or open-drain buffer. And also can be set as active high or

active low. When set the PME_IND bit to a ‘1’, (offset 15h) the external PME signal will be driven active for 60ms

upon detection of a wake-up event. When the PME_IND bit is cleared, the PME signal will be driven continuously

upon detection of a wake-up event. Host can checks which kind of wake-up event activity by reads “Wake up

Control and Status Register”(CR page3 offset 0Ah). Host can writing “Power Management Register”(CR page3

offset 0Bh) or writing a ‘1’ to clear wake-up event activity flags on “Wake up Control and Status Register”(CR

page3 offset 0Ah) to deactivated PME signal.

MPEN (CR page3 offset 0Ah)

ENB

PME

logic

PME_POL (offset 15h)

PME_TYPE (offset 15h)

WUEN (CR page3 offset 0Ah)

Magic Packet Detect event

Wakeup Frame Detect event

ENB

logic

IREQ

IRQ_TYPE (offset 15h)

IRQ_POL (offset 15h)

System interrupt event

PME_IRQ_EN (offset 15h)

IRQ_TYPE (from EEPROM)

IRQ_POL (from EEPROM)

PME_IND (offset 15h)

60ms

Fig - 8 PME and IRQ signal generation

4.9 Device Ready or Busy

There are three kinds of device ready indicator in “Device Status Register” (Offset 17h). Those are indicates

AX88796B internal operation busy. In order to prevent the host access AX88796B in the busy stage, host can to

check the “Device Status Register” before doing some key operations.

When a “0” at the bit-4 (D-RDY) in “Device Status Register” (Offset 17h), indicate the AX88796B in reset state or

power saving state or EEPROM loading state or loop-back mode swapping.

When a “0” at the bit-5 (RD-RDY) in “Device Status Register” (Offset 17h), indicate the remote-DMA-read data

not ready yet, host must not read data port (DP) in this period. The non-ready period only happen when host set a

remote-read command on “Command Register”(CR), and it will be go to ready state when a valid data pop out for

host to reading. Host driver can back-to-back read data port (DP) since checked the RD-RDY was ready. The

maximum of remote-read non-ready period only spend 60ns. Host can ignore to check RD_RDY if host access time

not faster then it.

When a “0” at the bit-6 (RDMA-RDY) in “Device Status Register” (Offset 17h), indicate the remote DMA not

completed yet. This RDMA-RDY will be cleared when host write “Remote Byte Count 0” RBCR0 (CR page0

Offset 0Ah) or “Remote Byte Count 1” RBCR1 (CR page0 Offset 0Bh). The byte counter will down counting when

every data port (DP) access. This RDMA-RDY will be set when byte counter count to zero.

AX88796BLF Fiches technique(PDF) 29 Page - ASIX Electronics Corporation

AX88796BLF Fiches technique(HTML) 29 Page - ASIX Electronics Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82

Fiches technique Télécharger

Lien URL