All trademarks mentioned in this document

are trademarks of their respective owners.

Copyright 1999-2007 DCD – Digital Core Design. All Rights Reserved.

http://www.DigitalCoreDesign.com

http://www.dcd.pl

268

1550

26220

0

3000

6000

9000

12000

15000

18000

21000

24000

27000

80C51 (12MHz)

80C310 (33MHz)

DP80390CPU (150MHz)

Area utilized by the each unit of DP80390CPU

core in vendor specific technologies is summa-

rized in table below.

Area

Component

[LC]

[FFs]

CPU*

1790

315

Interrupt Controller

100

40

Power Management Unit

10

5

Total area

1900

360

*CPU – consisted of ALU, Opcode Decoder, Control Unit, Program &

Internal & External Memory Interfaces, User SFRs Interface

Core components area utilization in all technologies except

STRATIX-II

Area

Component

[LC]

[FFs]

CPU*

1380

315

Interrupt Controller

75

40

Power Management Unit

10

5

Total area

1465

360

*CPU – consisted of ALU, Opcode Decoder, Control Unit, Program &

Internal & External Memory Interfaces, User SFRs Interface

Core components area utilization in STRATIX-II