| Moteur de recherche de fiches techniques de composants électroniques |
|
74LVC2G74DP Fiches technique(PDF) 11 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
74LVC2G74DP Fiches technique(HTML) 11 Page - NXP Semiconductors |
|
11 / 19 page ![]() 74LVC2G74_3 © NXP B.V. 2007. All rights reserved. Product data sheet Rev. 03 — 9 August 2007 11 of 19 NXP Semiconductors 74LVC2G74 Single D-type flip-flop with set and reset; positive edge trigger Measurement points are given in Table 10. VOL and VOH are typical output voltage levels that occur with the output load. Fig 8. The set (SD) and reset (RD) input to output (Q, Q) propagation delays, the set and reset pulse widths and the RD to CP removal time mnb142 trec tPHL tPHL tW tPLH tPLH VM VM VM tW VM VM VI GND VI GND SD input VI GND RD input CP input VOH VOL Q output VOH VOL Q output trec |
|
|
Lien URL |
| ALLDATASHEET vous a-t-il été utile ? [ DONATE ] |
À propos de Alldatasheet | Publicité | Contactez-nous | Politique de confidentialité | Lien vers la fiche technique | Echange de liens | Fabricants All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |