ST10F272 datasheet(38/179 Pages) STMICROELECTRONICS

38 / 179 page

Internal Flash memory

ST10F272

38/179

5.5.3

Flash non volatile access protection register 0

5.5.4

Flash non volatile access protection register 1 low

FNVAPR0 (0x08 DFB8)

NVR

Reset value: ACFFh

987

65432

reserved

DBGP ACCP

Table 20.

Flash non volatile access protection register 0

Bit

Function

ACCP

Access Protection

This bit, if programmed at 0, disables any access (read/write) to data mapped

inside IFlash Module address space, unless the current instruction is fetched from

IFlash.

DBGP

Debug Protection

This bit, if erased at 1, allows to by-pass all the protections using the Debug

features through the Test Interface. If programmed at 0, on the contrary, all the

debug features, the Test Interface and all the Flash Test Modes are disabled. Even

STMicroelectronics will not be able to access the device to run any eventual failure

analysis.

FNVAPR1L (0x08 DFBC)

NVR

Delivery value:: FFFFh

987

65432

PDS15 PDS14 PDS13 PDS12 PDS11 PDS10 PDS9 PDS8 PDS7 PDS6 PDS5 PDS4 PDS3 PDS2 PDS1 PDS0

Table 21.

Flash non volatile access protection register 1 low

Bit

Function

PDS(15:0)

Protections Disable 15-0

If bit PDSx is programmed at 0 and bit PENx is erased at 1, the action of bit ACCP

is disabled. Bit PDS0 can be programmed at 0 only if both bits DBGP and ACCP

have already been programmed at 0. Bit PDSx can be programmed at 0 only if bit

PENx-1 has already been programmed at 0.

ST10F272 Fiches technique(PDF) 38 Page - STMicroelectronics

ST10F272 Fiches technique(HTML) 38 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Fiches technique Télécharger

Lien URL