| Moteur de recherche de fiches techniques de composants électroniques |
|
MB90F482 Fiches technique(PDF) 69 Page - fujitsu semiconductor |
|
|
|||||||||||||||||||||||||||||
MB90F482 Fiches technique(HTML) 69 Page - fujitsu semiconductor |
|
69 / 120 page ![]() MB90480/485 Series 69 (2) Block Diagram SCM HCLK SCLK MCM WS1WS0 SCS MCS CS1CS0 STP SLP SPL RST TMD CG1 CG0 Re- served 2 2 X0A X1A RST X0 X1 MCLK ⎯⎯ ⎯ ⎯ ⎯ ⎯ ⎯ PLL2 × 4 × 2 × 1024 × 2 × 4 × 4 × 4 × 2 PLL multiplier circuit Low-power consumption mode control register (LPMCR) Interrupt release CPU intermittent operation selec tor Pin high-impedance control circuit Clock selector Sub clock generator circuit pin Oscillator stabilization wait period selector Clock select register (CKSCR) Timebase timer pin Peripheral clock control circuit Internal reset generator circuit Standby control circuit pin pin To watchdog timer HCLK : Oscillator clock MCLK : Main clock SCLK : Sub clock Standby control circuit CPU clock control circuit pin System clock generator circuit Clock generator module Machine clock Oscillator stabilization wait release Pin high-impedance control CPU clock Internal reset Stop, sleep signals Stop signal Peripheral clock Intermittent cycle selection PLL output select register (PLLOS) |
|
Lien URL |
| ALLDATASHEET vous a-t-il été utile ? [ DONATE ] |
À propos de Alldatasheet | Publicité | Contactez-nous | Politique de confidentialité | Lien vers la fiche technique | Echange de liens | Fabricants All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |