P4C1024L55CWC datasheet(6/11 Pages) PYRAMID

6 / 11 page

P4C1024L

Page 6 of 10

Document # SRAM125 REV C

Write

Active

Read

TIMING WAVEFORM OF WRITE CYCLE NO.2 (CE

CE CONTROLLED)(6)

* including scope and test fixture.

Note:

Because of the high speed of the P4C1024L, care must be taken

when testing this device; an inadequate setup can cause a normal

functioning part to be rejected as faulty. Long high-inductance

leads that cause supply bounce must be avoided by bringing the V

and ground planes directly up to the contactor fingers. A 0.01 µF

high frequency capacitor is also required between V

CC and ground.

To avoid signal reflections, proper termination must be used; for

example, a 50

Ω test environment should be terminated into a 50Ω

load with 1.77V (Thevenin Voltage) at the comparator input, and a

589

Ω resistor must be used in series with D

OUT to match 639Ω

(Thevenin Resistance).

AC TEST CONDITIONS

TRUTH TABLE

Input Pulse Levels

Input Rise and Fall Times

Input Timing Reference Level

Output Timing Reference Level

Output Load

GND to 3.0V

3ns

1.5V

See Fig. 1 and 2

Mode

Standby

OUT Disabled

Standby

Power

I/O

High Z

OUT

Standby

Active

High Z

Figure 1. Output Load

Figure 2. Thevenin Equivalent

P4C1024L55CWC Fiches technique(PDF) 6 Page - Pyramid Semiconductor Corporation

P4C1024L55CWC Fiches technique(HTML) 6 Page - Pyramid Semiconductor Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11

Fiches technique Télécharger

Lien URL