| Moteur de recherche de fiches techniques de composants électroniques |
|
R2J20701NP Fiches technique(PDF) 21 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
R2J20701NP Fiches technique(HTML) 21 Page - Renesas Technology Corp |
|
21 / 28 page ![]() R2J20701NP REJ03G1459-0300 Rev.3.00 Jun 20, 2007 Page 21 of 27 Timing Chart Peak Current Control (EO-Vbe) / 2 (Internal signal) EO RAMP TLD 50 ns (typ.) Max. Duty (Internal signal) RES (Internal signal) 50 ns (typ.) 0 V VIN SW 0 V The high-side MOS FET is turned off by the max. duty signal. To obtain stable operation, settings should be such that the level on the switching node is high for at least 80 ns. Note: Propagation delay is ignored. |
|
Lien URL |
| ALLDATASHEET vous a-t-il été utile ? [ DONATE ] |
À propos de Alldatasheet | Publicité | Contactez-nous | Politique de confidentialité | Lien vers la fiche technique | Echange de liens | Fabricants All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |