| Moteur de recherche de fiches techniques de composants électroniques |
|
AD9912A/PCBZ Fiches technique(PDF) 29 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
AD9912A/PCBZ Fiches technique(HTML) 29 Page - Analog Devices |
|
29 / 38 page ![]() Data Sheet AD9912 SERIAL CONTROL PORT analog.com Rev. G | 29 of 38 Table 11. Definitions of Terms Used in Serial Control Port Timing Diagrams Parameter Description tCLK Period of SCLK tDV Read data valid time (time from falling edge of SCLK to valid data on SDIO/SDO) tDS Setup time between data and rising edge of SCLK tDH Hold time between data and rising edge of SCLK tS Setup time between CSB and SCLK tH Hold time between CSB and SCLK tHI Minimum period that SCLK should be in a logic high state tLO Minimum period that SCLK should be in a logic low state |
|
Lien URL |
| ALLDATASHEET vous a-t-il été utile ? [ DONATE ] |
À propos de Alldatasheet | Publicité | Contactez-nous | Politique de confidentialité | Lien vers la fiche technique | Echange de liens | Fabricants All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |