ST25R200 datasheet(13/88 Pages) STMICROELECTRONICS

13 / 88 page

5.3

Supply system

The device features two positive supply pins:

•

VDD_IO is used to define the supply level for digital communication pins (MISO, MOSI, SCLK, BSS, and

IRQ). Digital communication pins interface with ST25R200 logic through level shifters, therefore, the

internal supply voltage can be either higher or lower than VDD_IO.

•

VDD is the main power supply pin. It supplies the ST25R200 blocks through the following:

–

Regulator VDD_D

–

Regulator VDD_A

–

Regulator VDD_DR

–

Regulator VDD_AM

The recommended blocking capacitors for supply pins are as following:

•

2.2 μF in parallel with 10 nF for: VDD, VDD_DR, VDD_D, and VDD_AM (pin 5, 6, 7, and 8)

•

1 μF in parallel with 10 nF for AGD and VDD_IO (pin 3 and 15)

Figure 7. Supply system

VDD

VDD_D

VDD_A

REG

AUTOREG

BGR

VDD_D

REG

AGD

Buff

VDD_AM

VDD_DR

VDD_A

AGDC

VDD_D

VDD_A1

VDD_DR

REG

VDD_AM

REG

POR

Note:

•

BGR: Bandgap reference

•

AUTOREG: Automatic regulator adjustment

ST25R200

Application information

DS13658 - Rev 2

page 13/88

ST25R200 Fiches technique(PDF) 13 Page - STMicroelectronics

ST25R200 Fiches technique(HTML) 13 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88

Fiches technique Télécharger

Lien URL