UJA1069 datasheet(57/64 Pages) PHILIPS

57 / 64 page

UJA1069_2

Preliminary data sheet

Rev. 02 — 5 March 2007

57 of 64

NXP Semiconductors

UJA1069

LIN fail-safe system basis chip

11. Test information

Immunity against automotive transients (malfunction and damage) in accordance with LIN

EMC Test Speciﬁcation / Version 1.0; August 1, 2004.

11.1 Quality information

This product has been qualiﬁed to the appropriate Automotive Electronics Council (AEC)

standard Q100 or Q101 and is suitable for use in automotive critical applications.

Fig 25. Timing test circuit for LIN transceiver

001aad179

SBC

BAT42

GND

LIN

RTLIN

TXDL

20 pF

RXDL

Fig 26. Timing diagram LIN transceiver

001aaa346

VTXDL

LIN BUS

signal

receiving

node 1

receiving

node 2

VBAT42

VRXDL1

VRXDL2

tbit

tbus(dom)(max)

tbus(rec)(min)

Vth(reces)(max)

thresholds of

receiving node 1

Vth(dom)(max)

Vth(reces)(min)

Vth(dom)(min)

tbus(dom)(min)

tp(rx)r

tp(rx)f

tp(rx)r

tp(rx)f

tbus(rec)(max)

tbit

thresholds of

receiving node 2

UJA1069 Fiches technique(PDF) 57 Page - NXP Semiconductors

UJA1069 Fiches technique(HTML) 57 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64

Fiches technique Télécharger

Lien URL