TS834

3/7

TIMING DIAGRAMS

All the timung diagrams are given with outputs loaded by 10 k

Ω resistors to V

CC

Active Low Reset, Timer Enabled

Active Low Reset, Timer Disabled

Active High Reset, Timer Enabled

Active High Reset, Timer Disabled

Timer

Vcc+

Input

Vref

GND

Timer Control

RESET

OUTPUT

RESET

OUTPUT

Vcc

Vcc

Timer enable : timer control to Vcc

Timer disable : timer control to Gnd