ST72F324J2T3 datasheet(85/163 Pages) STMICROELECTRONICS

No de pièce	ST72F324J2T3

Description	5V RANGE 8-BIT MCU WITH 8 TO 32K FLASH, 10-BIT ADC, 4 TIMERS, SPI, SCI INTERFACE

PDF	163 Pages

Scroll/Zoom	100%

Fabricant	STMICROELECTRONICS [STMicroelectronics]

Site Internet	http://www.st.com

Logo

85 / 163 page

ST72324

85/163

SERIAL PERIPHERAL INTERFACE (Cont’d)

10.4.5.4 Single Master Systems

A typical single master system may be configured,

using an MCU as the master and four MCUs as

slaves (see Figure 52).

The master device selects the individual slave de-

vices by using four pins of a parallel port to control

the four SS pins of the slave devices.

The SS pins are pulled high during reset since the

master device ports will be forced to be inputs at

that time, thus disabling the slave devices.

Note: To prevent a bus conflict on the MISO line

the master allows only one active slave device

during a transmission.

For more security, the slave device may respond

to the master with the received data byte. Then the

master will receive the previous byte back from the

slave device if all MISO and MOSI pins are con-

nected and the slave has not written to its SPIDR

Other transmission security methods can use

ports for handshake lines or data bytes with com-

mand fields.

Figure 52. Single Master / Multiple Slave Configuration

MISO

MOSI

MISO

SCK

Slave

MCU

Slave

MCU

Slave

MCU

Slave

MCU

Master

MCU

ST72F324J2T3 Fiches technique(PDF) 85 Page - STMicroelectronics