| Moteur de recherche de fiches techniques de composants électroniques |
|
M50FLW040A Fiches technique(PDF) 8 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
M50FLW040A Fiches technique(HTML) 8 Page - STMicroelectronics |
|
8 / 64 page ![]() Summary description M50FLW040A, M50FLW040B 8/64 Figure 1. Logic diagram (FWH/LPC interface) 1. ID3 is Reserved for Future Use (RFU) in LPC mode. Table 1. Signal names (FWH/LPC Interface) FWH0/LAD0-FWH3/LAD3 Input/Output Communications FWH4/LFRAME Input Communication Frame ID0-ID3 Identification Inputs GPI0-GPI4 General Purpose Inputs IC Interface Configuration RP Interface Reset INIT CPU Reset CLK Clock TBL Top Block Lock WP Write Protect RFU Reserved for Future Use. Leave disconnected VCC Supply Voltage VPP Optional Supply Voltage for Fast Program and Erase Operations VSS Ground NC Not Connected Internally AI08417B 4 FWH4/LFRAME FWH0/LAD0 FWH3/LAD3 VCC M50FLW040A M50FLW040B CLK VSS 4 IC RP TBL 5 INIT WP ID0-ID31 GPI0-GPI4 VPP |
|
Lien URL |
| ALLDATASHEET vous a-t-il été utile ? [ DONATE ] |
À propos de Alldatasheet | Publicité | Contactez-nous | Politique de confidentialité | Lien vers la fiche technique | Echange de liens | Fabricants All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |