Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

MPC5200 Fiches technique(PDF) 36 Page - Freescale Semiconductor, Inc

No de pièce MPC5200
Description  Hardware Specifications
PDF  80 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  FREESCALE [Freescale Semiconductor, Inc]
Site Internet  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC5200 Fiches technique(HTML) 36 Page - Freescale Semiconductor, Inc

Back Button MPC5200 Datasheet HTML 32Page - Freescale Semiconductor, Inc MPC5200 Datasheet HTML 33Page - Freescale Semiconductor, Inc MPC5200 Datasheet HTML 34Page - Freescale Semiconductor, Inc MPC5200 Datasheet HTML 35Page - Freescale Semiconductor, Inc MPC5200 Datasheet HTML 36Page - Freescale Semiconductor, Inc MPC5200 Datasheet HTML 37Page - Freescale Semiconductor, Inc MPC5200 Datasheet HTML 38Page - Freescale Semiconductor, Inc MPC5200 Datasheet HTML 39Page - Freescale Semiconductor, Inc MPC5200 Datasheet HTML 40Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 36 / 80 page
background image
MPC5200 Data Sheet, Rev. 4
Electrical and Thermal Characteristics
Freescale Semiconductor
36
Figure 16. Multiword DMA Timing
Table 29. Ultra DMA Timing Specification
Name
MODE 0
(ns)
MODE 1
(ns)
MODE 2
(ns)
Comment
SpecID
Min
Max
Min
Max
Min
Max
(t)2CYC
240
—
160
—
120
—
Typical sustained average two cycle time.
For information only, do not test.
A8.26
(t)CYC
114
—
75
—
55
—
Cycle time allowing for asymmetry and clock
variations from STROBE edge to STROBE edge
A8.27
(t)2CYC
235
—
156
—
117
—
Two-cycle time allowing for clock variations, from
rising edge to next rising edge or from falling edge to
next falling edge of STROBE.
A8.28
(t)DS
15
—
10
—
7
—
Data setup time at recipient.
A8.29
(t)DH
5—5—5—
Data hold time at recipient.
A8.30
(t)DVS
70
—
48
—
34
—
Data valid setup time at sender, to STROBE edge.
A8.31
(t)DVH
6
—
6
—
6
—
Data valid hold time at sender, from STROBE edge.
A8.32
(t)FS
0
230
0
200
0
170
First STROBE time for drive to first negate DSTROBE
from STOP during a data-in burst.
A8.33
t0
tC
tE
tI
tD
tF
tS
tH
tG
tJ
DMARQ
RDATA
WDATA
(Drive)
(Host)
(Host)
(Drive)
(Host)
tL
tK
NOTE: The directionof signalassertionis towardsthe
top of the page, and the direction of negation is
towards the bottom of the page, irrespective of the
electrical properties of the signal.
DMACK
DIOR
DIOW



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80


Fiches technique Télécharger

Go To PDF Page


Lien URL



ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Lien vers la fiche technique    |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com