MASTERGAN1 datasheet(5/27 Pages) STMICROELECTRONICS

5 / 27 page

Electrical Data

3.1

Absolute maximum ratings

Table 2. Absolute maximum ratings (each voltage referred to GND unless otherwise specified)

Symbol

Parameter

Test Condition

Value

Unit

VDS

GaN Drain-to-Source Voltage

TJ = 25 °C

620

VCC

Logic supply voltage

-0.3 to 11

PVCC-PGND

Low-side driver supply voltage (1)

-0.3 to 7

VCC-PGND

Logic supply vs. Low-side driver ground

-0.3 to 18.3

PVCC

Low-side driver supply vs. logic ground

-0.3 to 18.3

PGND

Low-side driver ground vs. logic ground

-7.3 to 11.3

VBO

BOOT to OUTb voltage (2)

-0.3 to 7

BOOT

Bootstrap voltage

-0.3 to 620

CGL, CGH

Maximum external capacitance between GL and

PGND and between GH and OUTb

Fsw = 2 MHz(3)

680

RGL, RGH

Minimum external pull-down resistance between

GL and PGND and GH and OUTb

6.8

kΩ

Drain current (per GaN transistor)

DC @ TCB = 25°C (4), (5)

9.7

DC @ TCB = 100°C(4)), (5)

6.4

Peak @ TCB = 25°C(4), (5), (6)

SRout

Half-bridge outputs slew rate (10% - 90%)

100

V/ns

Logic inputs voltage range

-0.3 to 21

Junction temperature

-40 to 150

°C

Storage temperature

-40 to 150

°C

1. PGND internally connected to SENSE.

2. OUTb internally connected to OUT.

3. CGx < 0.08/(Pvcc^2*Fsw)-(330*10-12).

4. TCB is temperature of case exposed pad.

5. Range estimated by characterization, not tested in production.

6. Value specified by design factor, pulse duration limited to 50 µs and junction temperature.

MASTERGAN1

Electrical Data

DS13417 - Rev 3

page 5/27

MASTERGAN1 Fiches technique(PDF) 5 Page - STMicroelectronics

MASTERGAN1 Fiches technique(HTML) 5 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27

Fiches technique Télécharger

Lien URL