 |
Moteur de recherche de fiches techniques de composants électroniques |
|
|
Moteur de recherche de fiches techniques de composants électroniques |
|
ST72340 Fiches technique(PDF) 104 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST72340 Fiches technique(HTML) 104 Page - STMicroelectronics |
|
|
104 / 191 page  ST72340, ST72344, ST72345 104/191 When the framing error is detected: – the FE bit is set by hardware – Data is transferred from the Shift register to the SCIDR register. – No interrupt is generated. However this bit rises at the same time as the RDRF bit which itself generates an interrupt. The FE bit is reset by a SCISR register read oper- ation followed by a SCIDR register read operation. Figure 62. SCI Baud Rate and Extended Prescaler Block Diagram TRANSMITTER RECEIVER SCIETPR SCIERPR EXTENDED PRESCALER RECEIVER RATE CONTROL EXTENDED PRESCALER TRANSMITTER RATE CONTROL EXTENDED PRESCALER CLOCK CLOCK RECEIVER RATE TRANSMITTER RATE SCIBRR SCP1 fCPU CONTROL CONTROL SCP0 SCT2 SCT1 SCT0 SCR2 SCR1SCR0 /PR /16 CONVENTIONAL BAUD RATE GENERATOR EXTENDED RECEIVER PRESCALER REGISTER EXTENDED TRANSMITTER PRESCALER REGISTER |
|
Lien URL |
| ALLDATASHEET vous a-t-il été utile ? [ DONATE ] |
À propos de Alldatasheet | Publicité | Contactez-nous | Politique de confidentialité | Lien vers la fiche technique | Echange de liens | Fabricants All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
French ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
