FXPS7115D4S datasheet(4/72 Pages) NXP

4 / 72 page

NXP Semiconductors

FXPS7115D4S

Digital absolute pressure sensor, 40 kPa to 115 kPa

6.2 Pin description

Pin name

Description

INT

Interrupt output

The output can be configured to be active low or active high. If unused, NXP recommends pin 3 be

unterminated. Optionally, pin 3 can be tied to VSS.

1, 16

VCC

Power supply

4, 15

VSS

Supply return (ground)

2, 12

TESTx

Test pin. NXP recommends pins 2, and 12 be unterminated. Optionally, these pins can be tied to VSS.

TESTx

Test pin. NXP recommends pin 5 be tied to VCC. Optionally, this pin can be tied to VSS. This pin should

not be left unconnected.

6, 7, 14

No connect

SS_B

Client / Device select

In I2C mode, input pin 8 must be connected to VCC with an external pull-up resistor, as shown in the

application diagram.

In SPI mode, input pin 8 provides the client select for the SPI port. An internal pull-up device is

connected to this pin.

SCLK/SCL

In I2C mode, input pin 9 provides the serial clock. This pin must be connected to VCC with an external

pull-up resistor, as shown in the application diagram.

In SPI mode, input pin 9 provides the serial clock. An internal pull-down device is connected to this

pin.

MOSI

SPI data in

In SPI mode, pin 10 functions as the serial data input to the SPI port. An internal pull-down device is

connected to this pin.

MISO/SDA

SPI/I2C data out

In I2C mode, pin 11 functions as the serial data input/output. Pin 11 must be connected to VCC with an

external pull-up resistor, as shown in the application diagram.

In SPI mode, pin 11 functions as the serial data output.

VCCIO

I/O supply

Pin 13 must be connected to VCC, the device supply.

PAD

Die attach pad

Pin 17 is the die attach flag, and must be connected to VSS.

Table 3. Pin description

7 Functional description

7.1 Voltage regulators

The device derives its internal supply voltage from the VCC and VSS pins. An external filter capacitor is required

for VCC, as shown in Figure 25 and Figure 26.

A reference generator provides a reference voltage for the ΣΔ converter.

FXPS7115D4S

All information provided in this document is subject to legal disclaimers.

Objective data sheet

Rev. 1.2 — 28 June 2023

4 / 72

FXPS7115D4S Fiches technique(PDF) 4 Page - NXP Semiconductors

FXPS7115D4S Fiches technique(HTML) 4 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72

Fiches technique Télécharger

Lien URL