Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

Preview PDF HTML

ICS950818 Fiches technique(PDF) 2 Page - Renesas Technology Corp

No de pièce ICS950818
Description  Frequency Generator with 200MHz Differential CPU Clocks
PDF  20 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  RENESAS [Renesas Technology Corp]
Site Internet  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

ICS950818 Fiches technique(HTML) 2 Page - Renesas Technology Corp

  ICS950818 Datasheet HTML 1Page - Renesas Technology Corp ICS950818 Datasheet HTML 2Page - Renesas Technology Corp ICS950818 Datasheet HTML 3Page - Renesas Technology Corp ICS950818 Datasheet HTML 4Page - Renesas Technology Corp ICS950818 Datasheet HTML 5Page - Renesas Technology Corp ICS950818 Datasheet HTML 6Page - Renesas Technology Corp ICS950818 Datasheet HTML 7Page - Renesas Technology Corp ICS950818 Datasheet HTML 8Page - Renesas Technology Corp ICS950818 Datasheet HTML 9Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 2 / 20 page
background image
ICS950818
Pin Description
PIN# PIN NAME
PIN TYPE
DESCRIPTION
1
X1
IN
Crystal input, Nominally 14.318MHz.
2
X2
OUT
Crystal output, Nominally 14.318MHz
3
GND
PWR
Ground pin.
4
PCICLK F0/PCICLK6
OUT
Free running/Non-Free running PCI clock selected by SMBus.
5
PCICLK F1/PCICLK7
OUT
Free running/Non-Free running PCI clock selected by SMBus.
6
PCICLK F2/PCICLK8
OUT
Free running/Non-Free running PCI clock selected by SMBus.
7
GND
PWR
Ground pin.
8
PCICLK0
OUT
PCI clock output.
9
PCICLK1
OUT
PCI clock output.
10
*PCICLK2
OUT
PCI clock output.
11
VDDPCI
PWR
Power supply for PCI clocks, nominal 3.3V
12
*PCICLK3
1/0
PCI clock output.
13
PCICLK4
OUT
PCI clock output.
14
PCICLK5
OUT
PCI clock output.
15
VDD3V66
PWR
Power pin for the 3V66 clocks.
16
GND
PWR
Ground pin.
17
3V66 2
OUT
3.3V 66.66MHz clock output
18
3V66 3
OUT
3.3V 66.66MHz clock output
19
3V66 4
OUT
3.3V 66.66MHz clock output
20
PCICLK9
OUT
PCI clock output.
Asynchronous active low input pin used to power down the device into a low
21
PD#
IN
power state. The internal clocks are disabled and the VCO and the crystal
are stopped.
22
VDDA
PWR
3.3V power for the PLL core.
23
GND
PWR
Ground pin.
This 3.3V LVTTL input is a level sensitive strobe used to determine when
24
Vtt_PWRGD#
IN
latch inputs are valid and are ready to be sampled. This is an active low
input.
0825F-11/19/03
2



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20


Fiches technique Télécharger

Go To PDF Page


Lien URL



ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Lien vers la fiche technique    |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com