Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

ICS950405 Fiches technique(PDF) 3 Page - Renesas Technology Corp

No de pièce ICS950405
Description  AMD - K8™ System Clock Chip
PDF  17 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  RENESAS [Renesas Technology Corp]
Site Internet  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

ICS950405 Fiches technique(HTML) 3 Page - Renesas Technology Corp

  ICS950405 Datasheet HTML 1Page - Renesas Technology Corp ICS950405 Datasheet HTML 2Page - Renesas Technology Corp ICS950405 Datasheet HTML 3Page - Renesas Technology Corp ICS950405 Datasheet HTML 4Page - Renesas Technology Corp ICS950405 Datasheet HTML 5Page - Renesas Technology Corp ICS950405 Datasheet HTML 6Page - Renesas Technology Corp ICS950405 Datasheet HTML 7Page - Renesas Technology Corp ICS950405 Datasheet HTML 8Page - Renesas Technology Corp ICS950405 Datasheet HTML 9Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 17 page
background image
3
ICS950405
0802F—04/22/05
General Description
The ICS950405 is a main system clock solution for desktop designs using the AMD K8 CPU. It provides all necessary
clock signals for Clawhammer and Sledgehammer with AMD, VIA or ALI systems.
The ICS950405 is part of a whole new line of ICS clock generators and buffers called TCH™ (Timing Control Hub). This
part incorporates ICS's newest clock technology which offers more robust features and functionality. Employing the
use of a serially programmable I
2C interface, this device can adjust the output clocks by configuring the frequency
setting, the output divider ratios, selecting the ideal spread percentage, the output skew, the output strength, and
enabling/disabling each individual output clock. M/N control can configure output frequency with resolution up to
0.1MHz increment.
Block Diagram
PLL2
PLL1
Spread
Spectrum
PCICLK (7:0, 10)
CPUCLKT (1:0)
CPUCLKC (1:0)
X1
X2
XTAL
OSC
CPU
DIVDER
PCI
DIVDER
HTT
DIVDER
SDATA
SCLK
PD#
FS (3:0)
SEL24_48#
MODE (A,B)
Control
Logic
REF (2:0)
48MHz
24_48MHz
/ 2
PCICLK(11,9,8)/HTTCLK (3:1)
HTTCLK0
Config.
Reg.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17


Fiches technique Télécharger

Go To PDF Page


Lien URL



ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Lien vers la fiche technique    |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com