AM29BDS128HE8 datasheet(60/89 Pages) SPANSION

No de pièce	AM29BDS128HE8

Description	128 or 64 Megabit (8 M or 4 M x 16-Bit) CMOS 1.8 Volt-only Simultaneous Read/Write, Burst Mode Flash Memory

PDF	89 Pages

Scroll/Zoom	100%

Fabricant	SPANSION [SPANSION]

Site Internet	http://www.spansion.com

Logo

60 / 89 page

Am29BDS128H/Am29BDS640H

27024B3 May 10, 2006

D A TA

SH EE T

AC CHARACTERISTICS

Notes:

1. Figure shows total number of wait states set to seven cycles. The total number of wait states can be programmed from two

cycles to seven cycles.

2. If any burst address occurs at a 64-word boundary, two additional clock cycle are inserted, and is indicated by RDY.

3. The device is in synchronous mode.

Figure 16.

CLK Synchronous Burst Mode Read (rising active CLK)

Notes:

1. Figure shows total number of wait states set to four cycles. The total number of wait states can be programmed from two

cycles to seven cycles. Clock is set for active falling edge.

2. If any burst address occurs at a 64-word boundary, two additional clock cycle are inserted, and is indicated by RDY.

3. The device is in synchronous mode.

Figure 17.

CLK Synchronous Burst Mode Read (Falling Active Clock)

Da + 1

Da + n

OE#

Data

Addresses

AVD#

RDY

CLK

CE#f

tCES

tACS

tAVC

tAVD

tACH

tOE

tRACC

tOEZ

tCEZ

tIACC

tACC

tBDH

7 cycles for initial access shown.

Hi-Z

tRDYS

tBACC

tCR