| Moteur de recherche de fiches techniques de composants électroniques |
|
ICS1893AFILF Fiches technique(PDF) 95 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
ICS1893AFILF Fiches technique(HTML) 95 Page - Renesas Technology Corp |
|
95 / 137 page ![]() Chapter 8 Management Register Set ICS1893AF, Rev. D 10/26/04 October, 2004 95 ICS1893AF Data Sheet - Release Copyright © 2004, Integrated Circuit Systems, Inc. All rights reserved. 8.13.8 Link Loss Inhibit (bit 18.1) The Link Loss Inhibit bit allows an STA to prevent the ICS1893AF from dropping the link in 10Base-T mode. When an STA sets this bit to logic: • Zero, the state machine behaves normally and the link status is based on the signaling detected Twisted- Pair Receiver inputs. • One, the ICS1893AF 10Base-T Link Integrity Test state machine is forced into the ‘Link Passed’ state regardless of the Twisted-Pair Receiver input conditions. 8.13.9 Squelch Inhibit (bit 18.0) The Squelch Inhibit bit allows an STA to control the ICS1893AF Squelch Detection in 10Base-T mode. When an STA sets this bit to logic: • Zero, before the ICS1893AF can establish a valid link, the ICS1893AF must receive valid 10Base-T data. • One, before the ICS1893AF can establish a valid link, the ICS1893AF must receive both valid 10Base-T data followed by an IDL. |
|
Lien URL |
| ALLDATASHEET vous a-t-il été utile ? [ DONATE ] |
À propos de Alldatasheet | Publicité | Contactez-nous | Politique de confidentialité | Lien vers la fiche technique | Echange de liens | Fabricants All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |