Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

TL16C752BTPTREP Fiches technique(PDF) 13 Page - Texas Instruments

Click here to check the latest version.
No de pièce TL16C752BTPTREP
Description  3.3-V DUAL UART WITH 64-BYTE FIFO
PDF  35 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  TI [Texas Instruments]
Site Internet  http://www.ti.com
Logo TI - Texas Instruments

TL16C752BTPTREP Fiches technique(HTML) 13 Page - Texas Instruments

Back Button TL16C752BTPTREP Datasheet HTML 9Page - Texas Instruments TL16C752BTPTREP Datasheet HTML 10Page - Texas Instruments TL16C752BTPTREP Datasheet HTML 11Page - Texas Instruments TL16C752BTPTREP Datasheet HTML 12Page - Texas Instruments TL16C752BTPTREP Datasheet HTML 13Page - Texas Instruments TL16C752BTPTREP Datasheet HTML 14Page - Texas Instruments TL16C752BTPTREP Datasheet HTML 15Page - Texas Instruments TL16C752BTPTREP Datasheet HTML 16Page - Texas Instruments TL16C752BTPTREP Datasheet HTML 17Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 35 page
background image
TL16C752B-EP
3.3-V DUAL UART WITH 64-BYTE FIFO
SGLS153 – FEBRUARY 2003
13
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
functional description (continued)
programmable baud rate generator
The TL16C752B-EP UART contains a programmable baud generator that takes any clock input and divides it
by a divisor in the range between 1 and (216–1). An additional divide-by-4 prescaler is also available and can
be selected by MCR[7], as shown in Figure 9. The output frequency of the baud rate generator is 16x the baud
rate. The formula for the divisor is:
divisor = (XTAL1 crystal input frequency/prescaler) / (desired baud rate
× 16)
where:
prescaler
+
1, when MCR[7] is set to 0 after reset (divide-by-1 clock selected)
4, when MCR[7] is set to 1 after reset (divide-by-4 clock selected)
NOTE:
The default value of prescaler after reset is divide-by-1.
Figure 9 shows the internal prescaler and baud rate generator circuitry.
Prescaler Logic
(Divide By 1)
Prescaler Logic
(Divide By 4)
Internal
Oscillator
Logic
Baud Rate
Generator
Logic
XTAL1
XTAL2
Internal
Baud Rate
Clock
for Transmitter
and Receiver
MCR[7] = 0
MCR[7] = 1
Input Clock
Reference
Clock
Figure 9. Prescaler and Baud Rate Generator Block Diagram
DLL and DLH must be written to in order to program the baud rate. DLL and DLH are the least significant and
most significant byte of the baud rate divisor. If DLL and DLH value are both zero, the UART is effectively
disabled, as no baud clock is generated.
NOTE:
The programmable baud rate generator is provided to select both the transmit and receive clock
rates.
Table 5 and Table 6 show the baud rate and divisor correlation for crystal with frequency 1.8432 MHz and
3.072 MHz respectively.
Figure 10 shows the crystal clock circuit reference.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35


Fiches technique Télécharger

Go To PDF Page


Lien URL



ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Lien vers la fiche technique    |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com