2

ACTS74MS

Functional Diagram

TRUTH TABLE

INPUTS

OUTPUTS

SET

RESET

CP

D

Q

Q

L

H

XXH

L

HL

X

X

L

H

L

L

X

X

H (Note 2) H (Note 2)

HH

HH

L

HH

L

L

H

H

H

L

X

Q0

Q0

H = High Level (Steady State)

L = Low Level (Steady State)

X = Don’t Care

= Transition from Low to

High Level

NOTES:

1. Q0 = the level of Q before the indicated input conditions were es-

tablished.

2. This configuration is nonstable, that is, it will not persist when set

and reset inputs return to their inactive (high) level.

4(10)

P

N

2(12)

CL

CL

P

N

CL

CL

3(11)

P

N

CL

CL

P

N

CL

CL

CL

CL

6(8)

5(9)

Q

Q

Cp

R

1(13)

D

S

Spec Number

518787

All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice.

Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reli-

able. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may

result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see web site http://www.intersil.com