7LVC541APWDH datasheet(2/10 Pages) PHILIPS

2 / 10 page

Philips Semiconductors

Product specification

74LVC541A

Octal buffer/line driver with 5-volt tolerant

inputs/outputs (3-State)

1998 Jul 29

853-2103 19803

FEATURES

• 5-volt tolerant inputs/outputs, for interfacing with 5-volt logic

• Wide supply voltage range of 2.7V to 3.6V

• Complies with JEDEC standard no. 8-1A

• CMOS low power consumption

• Direct interface with TTL levels

• 5 Volt tolerant inputs/outputs, for interfacing with 5 Volt logic

DESCRIPTION

The 74LVC541A is a high performance, low-power, low-voltage

Si-gate CMOS device and superior to most advanced CMOS

compatible TTL families.

Inputs can be driven from either 3.3V or 5.0V devices. In 3-State

operation, outputs can handle 5V. This feature allows the use of

these devices as translators in a mixed 3.3V/5V environment.

The 74LVC541A is an octal non-inverting buffer/line driver with

5-volt tolerant inputs/outputs. The 3-State outputs are controlled by

the output enable inputs OE1 and OE2.

QUICK REFERENCE DATA

GND = 0 V; Tamb = 25°C; tr = tf ≤ 2.5 ns

SYMBOL

PARAMETER

CONDITIONS

TYPICAL

UNIT

tPHL/tPLH

Propagation delay

An to Yn

CL = 50 pF;

VCC = 3.3 V

3.3

Input capacitance

5.0

CPD

Power dissipation capacitance per buffer

Notes 1 and 2

NOTES:

1. CPD is used to determine the dynamic power dissipation (PD in µW)

PD = CPD × VCC2 × fi ) (CL × VCC2 × fo) where:

fi = input frequency in MHz; CL = output load capacitance in pF;

fo = output frequency in MHz; VCC = supply voltage in V;

(CL × VCC2 × fo) = sum of the outputs.

2. The condition is VI = GND to VCC

ORDERING INFORMATION

PACKAGES

TEMPERATURE RANGE

OUTSIDE NORTH AMERICA

NORTH AMERICA

PKG. DWG. #

20-Pin Plastic SO

–40

°C to +85°C

74LVC541A D

SOT163-1

20-Pin Plastic SSOP Type II

–40

°C to +85°C

74LVC541A DB

SOT339-1

20-Pin Plastic TSSOP Type I

–40

°C to +85°C

74LVC541A PW

7LVC541APW DH

SOT360-1

PIN DESCRIPTION

PIN NUMBER

SYMBOL

NAME AND FUNCTION

1, 19

OE1, OE2

Output enable inputs

(active LOW)

2, 3, 4, 5,

6, 7, 8, 9

A0 to A7

Data inputs

GND

Ground (0 V)

18, 17, 16, 15,

14, 13, 12, 11

Y0 to Y7

Bus outputs

VCC

Positive supply voltage

FUNCTION TABLE

INPUTS

OUTPUT

OE1

OE2

H = HIGH voltage level

L = LOW voltage level

X = don’t care

Z = high impedance OFF-state

7LVC541APWDH Fiches technique(PDF) 2 Page - NXP Semiconductors

7LVC541APWDH Fiches technique(HTML) 2 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10

Fiches technique Télécharger

Lien URL