MB90F474LPF datasheet(65/118 Pages) FUJITSU

65 / 118 page

MB90470 Series

14. Watchdog Timer

The watchdog timer is a 2-bit counter that uses a count clock signal output by the timer base timer or watch

timer and will reset the CPU unless cleared within a specified period of time.

(1) Register List

(2) Block Diagram

Watchdog timer control register (WDTC)

0000A8H

Default value

(

 )

( X )

( R )

( X )

( R )

( X )

( R )

( X )

( W )

( 1 )

( W )

( 1 )

( W )

( 1 )

Reserved

( R )

( X )

PONR

WRST

ERST

SRST

WTE

WT1

WT0

PONR STBR WRST ERST SRST WTE

WT1

WT0

× 21 × 22

× 28 × 29 × 210 × 211 × 212 × 213 × 214 × 215 × 216 × 217 × 218

× 21

SCLK

HCLK signal / 2

CLR

× 22

× 28 × 29 × 210 × 211 × 212 × 213 × 214 × 215 × 216 × 217 × 218

Watchdog timer control register (WDTC)

Watch timer control register

(WT0) WDCS bit

Clock select register

(CKSCR) SCM bit

Watch mode start

Time base timer

mode start

Sleep mode start

Hold status start

Watchdog timer

CLR and start

Counter clear

control circuit

Watchdog reset

generator circuit

Internal reset

generator

circuit

2-bit counter

Count

clock

selector

Stop mode start

Clear

Time base counter

HCLK : Oscillator clock

SCLK : Sub-clock

MB90F474LPF Fiches technique(PDF) 65 Page - fujitsu semiconductor

MB90F474LPF Fiches technique(HTML) 65 Page - fujitsu semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Fiches technique Télécharger

Lien URL