UPSD325X datasheet(141/176 Pages) STMICROELECTRONICS

No de pièce	UPSD325X

Description	Flash Programmable System Devices with 8032 Microcontroller Core and 256Kbit SRAM

PDF	176 Pages

Scroll/Zoom	100%

Fabricant	STMICROELECTRONICS [STMicroelectronics]

Site Internet	http://www.st.com

Logo

141 / 176 page

141/176

µPSD325X DEVICES

Table 105. Status During Power-on RESET, Warm RESET and Power-down Mode

Note: 1. The SR_cod and PeriphMode Bits in the VM Register are always cleared to ’0’ on Power-on RESET or Warm RESET.

Port Configuration

Power-On RESET

Warm RESET

Power-down Mode

MCU I/O

Input mode

Unchanged

PLD Output

Valid after internal PSD

configuration bits are

loaded

Valid

Depends on inputs to PLD

(addresses are blocked in

PD Mode)

Address Out

Tri-stated

Not defined

Peripheral I/O

Tri-stated

Power-On RESET

Warm RESET

Power-down Mode

PMMR0 and PMMR2

Cleared to ’0’

Unchanged

Macrocells flip-flop status

Cleared to ’0’ by internal

Power-on RESET

Depends on .re and .pr

equations

Depends on .re and .pr

equations

VM Register1

Initialized, based on the

selection in PSDsoft

Configuration menu

Initialized, based on the

selection in PSDsoft

Configuration menu

Unchanged

All other registers

Cleared to ’0’

Unchanged

UPSD325X Fiches technique(PDF) 141 Page - STMicroelectronics

UPSD325X Fiches technique(HTML) 141 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Fiches technique Télécharger

Lien URL