ICS951413 datasheet(2/23 Pages) ICST

2 / 23 page

Integrated

Circuit

Systems, Inc.

ICS951413

0929C—03/07/05

Pin Description

PIN #

PIN NAME

TYPE

DESCRIPTION

Crystal input, Nominally 14.318MHz.

OUT Crystal output, Nominally 14.318MHz

VDD48

PWR Power pin for the 48MHz output.3.3V

USB_48MHz

OUT 48.00MHz USB clock

GND

PWR Ground pin.

VTT_PWRGD#/PD

Vtt_PwrGd# is an active low input used to determine when latched inputs

are ready to be sampled. PD is an asynchronous active high input pin

used to put the device into a low power state. The internal clocks, PLLs

and the crystal oscillator are stopped.

SCLK

Clock pin of SMBus circuitry, 5V tolerant.

SDATA

I/O

Data pin for SMBus circuitry, 5V tolerant.

**FS_C

Frequency select latch input pin

**CLKREQA#

Dynamic Over Clocking pin: real time frequency selection 0: Normal; 1:

Frequency will transition to a preprogrammed value in the I2c. / Output

enable for PCI Express (SRC) outputs. SMBus selects which outputs are

controlled.

0 = enabled, 1 = tri-stated

**CLKREQB#

Dynamic Over Clocking pin: real time frequency selection 0: Normal; 1:

Frequency will transition to a preprogrammed value in the I2c. / Output

enable for PCI Express (SRC) outputs. SMBus selects which outputs are

controlled.

0 = enabled, 1 = tri-stated

SRCCLKT7

OUT True clock of differential SRC clock pair.

SRCCLKC7

OUT Complement clock of differential SRC clock pair.

VDDSRC

PWR Supply for SRC clocks, 3.3V nominal

GNDSRC

PWR Ground pin for the SRC outputs

SRCCLKT6

OUT True clock of differential SRC clock pair.

SRCCLKC6

OUT Complement clock of differential SRC clock pair.

SRCCLKT5

OUT True clock of differential SRC clock pair.

SRCCLKC5

OUT Complement clock of differential SRC clock pair.

GNDSRC

PWR Ground pin for the SRC outputs

VDDSRC

PWR Supply for SRC clocks, 3.3V nominal

SRCCLKT4

OUT True clock of differential SRC clock pair.

SRCCLKC4

OUT Complement clock of differential SRC clock pair.

SRCCLKT3

OUT True clock of differential SRC clock pair.

SRCCLKC3

OUT Complement clock of differential SRC clock pair.

GNDSRC

PWR Ground pin for the SRC outputs

ATIGCLKT1

OUT True clock of differential SRC clock pair.

ATIGCLKC1

OUT Complementary clock of differential SRC clock pair.

ICS951413 Fiches technique(PDF) 2 Page - Integrated Circuit Systems

ICS951413 Fiches technique(HTML) 2 Page - Integrated Circuit Systems

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23

Fiches technique Télécharger

Lien URL