| Moteur de recherche de fiches techniques de composants électroniques |
|
WM8580 Fiches technique(PDF) 11 Page - Wolfson Microelectronics plc |
|
|
|||||||||||||||||||||||||||||
WM8580 Fiches technique(HTML) 11 Page - Wolfson Microelectronics plc |
|
11 / 92 page ![]() Product Preview WM8580 w PP Rev 1.0 March 2006 11 MASTER CLOCK TIMING ADCMCLK/ MCLK t MCLKL t MCLKH t MCLKY Figure 1 Master Clock Timing Requirements Test Conditions AVDD, PVDD, VREFP = 5V, DVDD = 3.3V, AGND, VREFN = 0V, PGND, DGND = 0V, TA = +25 oC PARAMETER SYMBOL TEST CONDITIONS MIN TYP MAX UNIT System Clock Timing Information ADCMCLK and MCLK System clock pulse width high tMCLKH 11 ns ADCMCLK and MCLK System clock pulse width low tMCLKL 11 ns ADCMCLK and MCLK System clock cycle time tMCLKY 28 ns ADCMCLK and MCLK Duty cycle 40:60 60:40 Table 3 Master Clock Timing Requirements |
|
Lien URL |
| ALLDATASHEET vous a-t-il été utile ? [ DONATE ] |
À propos de Alldatasheet | Publicité | Contactez-nous | Politique de confidentialité | Lien vers la fiche technique | Echange de liens | Fabricants All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |