| Moteur de recherche de fiches techniques de composants électroniques |
|
L6981 Fiches technique(PDF) 3 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
L6981 Fiches technique(HTML) 3 Page - STMicroelectronics |
|
3 / 49 page ![]() 2 Pin configuration Figure 2. Pin connection (top view) 1 2 3 4 8 7 6 5 SW BOOT VCC FB/VOUT EN/CLKIN(*) AGND VIN PGND (*) Synchronization is allowed for LNM versions only. Table 1. Pin description Pin # Symbol Function 1 SW Switching node 2 BOOT Connect an external capacitor (100 nF typ.) between BOOT and SW pins. The gate charge required to drive the internal NMOS is refreshed during the low side switch conduction time. 3 VCC This pin supplies the embedded analog circuitry. Connect a ceramic capacitor (≥ 1 µF) to filter internal voltage reference. 4 FB/VOUT FB is output voltage sensing with eternal voltage divider 5 EN/CLKIN Enable pin with internal voltage divider. Pull down/up to disable/enable the device. In LNM versions, this pin is also used to provide an external clock signal, which synchronizes the device. 6 AGND Analog ground 7 VIN DC input voltage 8 PGND Power ground L6981 Pin configuration DS13554 - Rev 1 page 3/49 |
|
Lien URL |
| ALLDATASHEET vous a-t-il été utile ? [ DONATE ] |
À propos de Alldatasheet | Publicité | Contactez-nous | Politique de confidentialité | Lien vers la fiche technique | Echange de liens | Fabricants All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |