Moteur de recherche de fiches techniques de composants électroniques
  French  ▼
ALLDATASHEET.FR

X  

Preview PDF HTML

ADP7118ACPZN3.3-R7 Fiches technique(PDF) 6 Page - Analog Devices

No de pièce ADP7118ACPZN3.3-R7
Description  20 V, 200 mA, Low Noise, CMOS LDO Linear Regulator
PDF  24 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricant  AD [Analog Devices]
Site Internet  http://www.analog.com
Logo AD - Analog Devices

ADP7118ACPZN3.3-R7 Fiches technique(HTML) 6 Page - Analog Devices

Back Button ADP7118ACPZN3.3-R7 Datasheet HTML 2Page - Analog Devices ADP7118ACPZN3.3-R7 Datasheet HTML 3Page - Analog Devices ADP7118ACPZN3.3-R7 Datasheet HTML 4Page - Analog Devices ADP7118ACPZN3.3-R7 Datasheet HTML 5Page - Analog Devices ADP7118ACPZN3.3-R7 Datasheet HTML 6Page - Analog Devices ADP7118ACPZN3.3-R7 Datasheet HTML 7Page - Analog Devices ADP7118ACPZN3.3-R7 Datasheet HTML 8Page - Analog Devices ADP7118ACPZN3.3-R7 Datasheet HTML 9Page - Analog Devices ADP7118ACPZN3.3-R7 Datasheet HTML 10Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 24 page
background image
ADP7118
Data Sheet
Rev. F | Page 6 of 24
PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS
3
GND
1
VOUT
2
SENSE/ADJ
4 EN
6 VIN
5 SS
ADP7118
TOP VIEW
(Not to Scale)
EXPOSED PAD
NOTES
1. THE EXPOSED PAD ON THE BOTTOM OF THE PACKAGE
ENHANCES THERMAL PERFORMANCE AND IS
ELECTRICALLY CONNECTED TO GND INSIDE THE
PACKAGE. IT IS RECOMMENDED THAT THE EXPOSED
PAD CONNECT TO THE GROUND PLANE ON THE BOARD.
Figure 3. 6-Lead LFCSP Pin Configuration
ADP7118
TOP VIEW
(Not to Scale)
1
VIN
2
GND
3
EN
5
VOUT
4
SENSE/ADJ
Figure 4. 5-Lead TSOT Pin Configuration
ADP7118
TOP VIEW
(Not to Scale)
VOUT
1
VOUT
2
SENSE/ADJ
3
GND
4
VIN
8
VIN
7
SS
6
EN
5
NOTES
1. THE EXPOSED PAD ON THE BOTTOM OF THE PACKAGE
ENHANCES THERMAL PERFORMANCE AND IS
ELECTRICALLY CONNECTED TO GND INSIDE THE
PACKAGE. IT IS RECOMMENDED THAT THE EXPOSED
PAD CONNECT TO THE GROUND PLANE ON THE BOARD.
Figure 5. 8-Lead SOIC Pin Configuration
Table 5. Pin Function Descriptions
Pin No.
6-Lead LFCSP
8-Lead SOIC
5-Lead TSOT
Mnemonic
Description
1
1, 2
5
VOUT
Regulated Output Voltage. Bypass VOUT to GND with a 2.2 µF or greater
capacitor.
2
3
4
SENSE/ADJ
Sense Input (SENSE). Connect to load. An external resistor divider may
also set the output voltage higher than the fixed output voltage (ADJ).
3
4
2
GND
Ground.
4
5
3
EN
The enable pin controls the operation of the LDO. Drive EN high to turn
on the regulator. Drive EN low to turn off the regulator. For automatic
startup, connect EN to VIN.
5
6
Not applicable
SS
Soft Start. An external capacitor connected to this pin determines the
soft-start time. Leave this pin open for a typical 380 μs start-up time. Do
not ground this pin.
6
7, 8
1
VIN
Regulator Input Supply. Bypass VIN to GND with a 2.2 µF or greater
capacitor.
Not applicable
EP
Exposed Pad. The exposed pad on the bottom of the package enhances
thermal performance and is electrically connected to GND inside the
package. It is recommended that the exposed pad connect to the
ground plane on the board.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24


Fiches technique Télécharger

Go To PDF Page


Lien URL



ALLDATASHEET vous a-t-il été utile ?  [ DONATE ] 

À propos de Alldatasheet   |   Publicité   |   Contactez-nous   |   Politique de confidentialité   |   Lien vers la fiche technique    |   Echange de liens   |   Fabricants
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com